In 1969 the model power circuit breaker was expanded to include five sets of contacts for each phase. This gives it the capability to be programmed to simu late newly developed power circuit breakers with pre-insertion resistors. Figure 2 is a schematic representation of the model power circuit breaker with four pre insertion resistors per phase.
The contacts for each phase of the model power circuit breaker are closed in a phase dependent asynchronous sequence, beginning with the s1 q:> contacts and ending with the closure of the s 5 q:> contacts. Typically, the closing sequence begins 8 :f: 4 ms (milliseconds) after the initiating closing command. Successive contact closures occur at nominal 8 :f: 4 ms intervals. The closure of any set of con tacts is independent of any closures on the other two phases. Thus, it is possible, as an example, for contacts s 28 to close after contacts s 3A .
Past studies were directed toward the determination of the maximum over voltages that could occur on a system. The higher insulation costs of the 500 kV (kilovolts), 760 kV, and 1000 kV systems have made it economically attractive to study switching surge phenomena on a statistica I basis. The objectives of these studies then becomes the empirical determination of the probabilities of the over voltage magnitudes exceeding specific limits. 
THE RANDOM SEQUENCE CLOSING CONTROL SYSTEM
The primary purpose of the Random Sequence Closing Control System is to provide time delayed closure commands to the model power circuit breaker. For statistical studies, these time delays should have random values within their speci fied tolerances. By using computer generated pseudorandom numbers as data for generating the time delays, two main advantages may be realized:
1. The type of statistica I distribution can be specified for each study.
2. The resu Its are repeatable, simply by re-using the same set of data.
I. GENERAL DESCRIPTION
The Random Sequence Closing Control System is designed as a precision data controlled system. Basically, the system consists of a punched tape reader for data input, memory for storing the time delay data, trapped charge data registers, a precision clock osci Ila tor, a counter, three data buffer registers, three compara tors, three delay output registers, and control logic. See Figure 3 .
The system has a four-mode operational sequence in converting the data into Transient Network Analyzer control functions.
During the first mode of operation, trapped charge data is read by the tape reader and stored in the trapped charge registers, thus initiating the trapped charge commands. This data is followed by the time delay data which is stored in the memory.
The second mode is initiated at the completion of a data string for one model power circuit breaker closing sequence. The trapped charge registers are cleared and the first time de lay data for each phase is loaded into the data buffer registers. The system is held in this mode for a period of 8 ms to allow the trapped charge relays sufficient time to disconnect from the model power transmission line.
The third mode is initiated at the completion of the 8 ms delay of the sec ond mode. During this mode the counter is held in the cleared condition and the system is held in a ready condition for a sequence initiation command at time f 0 from the Transient Network Analyzer. At the reception of the t 0 command, the system goes into its fourth mode.
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The system's primary function, that of generating time delayed commands, is performed during the fourth mode. The counter provides a digital time base by counting pulses from the clock. When the counter reaches a reading equal to the contents of any data buffer register, the comparator for that phase signals its re spective delay output register. The delay output register changes state, thus gen erating a closing command for the model circuit breaker. The new state of the delay output register provides the memory address for that phase's next time delay data. This data is then accessed and loaded into the data buffer register. This process continues for each phase until the closing sequence is completed. Later, at a predetermined time, all registers and the counter are cleared and the system returns to its first mode for more data. This is continued until the system runs out of data or it is manually stopped.
II. DETAILED DESCRIPTION Tape Reader and Data Format
This system uses a Talley The data tape may be prepared on a standard Node! 33 Teletype, which is readily available as a computer time-share terminal or as an input/output device for most smal I computers.
The data must be prepared in accordance with one of five formats. Each format is used for a different configuration of the model power circuit breaker.
These formats are:
Q A' Q B , and Q C are the trapped charge data for phase A , phase B , and phase C respectively. They may each have a value of 0, 1, or 2 for no trapped charge, positive trapped charge, or negative trapped charge respectively. The magnitude of the trapped charge is preset in the Transient Network A nalyzer. The data term, t , is the time delay for closing contacts S of the model power circuit break-" � n � er. Each delay is represented as a four digit number, with the least significant digit representing increments of 10 µs (microseconds). Thus, the time delays may have any value t, such that: 00. 00 ms � t � 99. 99 ms.
The only other restrictions on the time delay data are:
1. Each delay must contain four digits. Delays which are less than 10 ms must have leading zero {es) to satisfy this requirement.
2.
The time delays must have ascending values in accordance with their sequence for each phase.
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A question mark (?) is used to signify the end of a data string. Figure 4 shows the USASCll characters used by this system. With the exception of the characters, ( : ; < • > ) , a 11 other characters are ignored . 
Trapped Charge Registers
The three trapped charge registers consist of two flip-flops each. The out puts of these registers are decoded into two outputs each for energizing the trapped charge relays in the Transient Network Analyzer. The sequential loading of data into these registers is controlled by the control logic section.
Memory
The time delay data ts stored in a 256 bit random access, bi-polar memory.
The memory is organized as a four by four array of sixteen bit words. Each word is divided into four bytes of four bits each. Each data word is stored as four binary coded decimal digits. Table I gives the memory addresses for the time delays.
Since the system is involved with a maximum of fifteen time delays, memory loca tion 00 is not used.
Clock and Counter Mode 00. Whenever the mode counter is cleared to binary state 00, the system is placed in the data input mode. The tape reader is under the control of this logic. The tape is advanced by a 4. 5 ms pulse, which is generated by a monostable multivibrator. The multivibrator is triggered by a 60 Hz half-wave rectified signal taken from one of the system's 60 Hz line operated power supplies.
The multivibrator can be disabled by the actuation of either of two tape sensing switches.
A data input control circuit provides a means of synchronizing the 60 Hz pulses with the system clock. This circuit also provides the sequential tests and operations for accepting and storing data. Sequential control of this circuit is pro vided by a three flip-flop, self-restoring, Johnson counter. Write data into memory, advance memory address counter, advance tape, and return to state 000 . *All state transitions are synchronous with the system clock.
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States 000 and 100 provide an escapement-type action for the sequence� to prevent multiple recording of the same data into memory before the reader com+ pletes its tape advance.
Memory Address Counter. ·rhe memory address counter has three sectio�s.
The first section is a hvo flip-flop counter, whose first three states direct the in coming data to the three trapped charge data registers in the proper sequence.
This section stops in its fourth state, and transfers control of the incoming data to the remaining two sections. The first two sections of the memory address counter are cleared whenever the mode counter is cleared. The third section is preset to a value determined by the format control as follows:
Format 1 -A ddress is preset to 1101 modulo 2 ( 3 1 modulo 4).
Format 2 -A ddress is preset to 1010 ( 22).
Format 3 -A ddress is preset to 0111 (1 3 ).
Format 4 -A ddress is preset to 0100 (10).
Format 5 -A ddress is preset to 000 1 ( 01).
The format is controlled by a switch located on the front control panel.
The last time delay data entry is alwoys stored in location 33 .
It has already been mentioned that an alarm is given if the parity or format tests fail. This alarm is also activated when either of the tape sensing switches is actuated. This also halts the system and provides the proper visual indication. The alarm signal is amplified to provide a maximum output of 2 5 0 milliwatts peak at the loudspeaker. The A larm level · control on the front panel can provide a maximum attenuation of 20 decibels.
Mode 01. The counter is cleared at the initiation of this mode. As men tioned before, the trapped charge registers are cleared and the system remains in this mode until the counter reaches the 8 ms count. During this interval, the first time delay data words are sequentially loaded into the data buffer registers. There is a memory address decoder circuit for each of the three delay output registers.
The outputs of these address decoders are connected to the memory address bus through opened collector output NANO gates. The first two flip-flops of the first counter decade provide the sequential control for enabling each address decoder onto the memory address bus.
Mode 10. This state of the mode counter holds the system's binary coded decimal counter in the cleared condition. The Transient Network Analyzer pro vides a continuous string of 60 Hz pulses, which is not synchronous with this sys tem's clock. The first such pulse (leading edge), which occurs in this mode, will enable the mode counter to advance to mode 11 at the next clock pulse. There fore, the timing sequence begins within one microsecond of the t 0 command.
Mode 11. During this mode, the counter is operational. The first two flip-flops of the counter not only provide sequential control for the delay output register's address decoders, but also, in their 00 state, enable the comparators.
Since the lowest ordered digit of a time delay is compared to the second decade of the counter, the first decade flip-flops will all be in the 0 state when an equality occurs. The delay output registers will change their states at the beginning of this microsecond interval.
The comparator circuit also sets a fundamental mode latch, which will en able its data buffer register to load data when that phase's delay output register's address decoder is enabled to the memory address bus. The latch is reset during the second half of that phase's data buffer register load cycle. Thus, if all three have an identical time delay, their delay output registers wi II change states simul taneously, while their data buffer registers will be loaded sequentially. Table IV illustrates the memory addresses as generated by the delay output registers' decod ers. Note that no address is necessary when the delay output register has reached its fina I state. The one operation/preset counter selector switch selects the functions for the one operation push button. The push button is disabled in the norma I position.
The end data position permits the manual generation of the end of data string char acter. The one operation position permits the push button to replace the 60 Hz pulses in the data entry mode, and to replace the clock pulses in all other modes.
The remaining six positions permit the one operation push button to be used to pre set each of the six counter decades.
Thus, the control panel not only provides for the normal operation of the system, but also for diagnostic analysis of the system.
Construction
The TTL (Transistor Transistor logic) family of integrated circuits were used throughout this system. With the exception of the tape reader interface and the system clock circuit boards, all circuits .were fabricated by the wire-wrap method. 
